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j PREFACE
This Final Technical	 Report was prepared by Westinghouse Electric
Corporation under Government Contract Number F30602-78-C-0281, 	 supple-
mental agreement P00024.
	 This study of latent ESD failures is a follow-
on effort to an earlier study that was part of ESD Task (A6022A304OA40).
The efforts reported herein were conducted over the period 20 January
1981 to 16 November 1981.	 Technical monitoring and coordination of the
program	 was	 under	 the	 direction	 of	 Mr.	 Roy	 Walker,*	 IIT	 Research
Institute, Rome, New York.
Although the results of Latent Study I did not positively verify
latent ESD failures 	 there were certain indicators of their existence.
Thus,	 this
	
earlier	 effort	 has	 provided	 direction	 for	 this	 follow-on
study.	 Several part types showed a propensity for further degradation
with time once a certain degree of ESD damage had occurred. 	 The parts
in	 question were	 damaged	 beyond the	 part	 specification	 limits	 by ESD
exposure prior to life tests.
	 A	 art of this effort is to review theP	 p
data on these severely damaged parts 	 to	 see	 if	 latent failures might
occur	 in	 certain	 higher	 assembly	 applications.	 Another	 indicator	 of
possible	 latency	 existed	 in	 the	 few	 MOSFET	 devices	 with	 gate	 oxide
n damage	 (Most	 had	 increased	 drain	 to	 source	 leakage.).	 This	 effort
includes	 a much	 larger sample of MOSFEtiS with 	 gate oxide damage.	 A
t
second	 part	 type	 included	 in	 this	 study	 is	 the	 54LO4	 low-power TTL
integrated circuit.	 Samples of 5404 TTL devices and 54SO4 Schottky TTL
devices were a part of Latent Study I. 	 The sample sizes, including the
number of controls, is significantly larger for Latent Study II.
j
1
The	 principal	 Westinghouse	 Electric
	
Corporation	 investigators	 on
this program were Owen J. McAteer and Ronald E. Twist.
*Mr. Walker is presently employed by SAR Associates, Westmoreland, NY.
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1.0 SUMMARY
This study is a follow-on effort to Latent Study I. In this
follow-on effort a larger sample of gust two part types was used for
experimentation in an attempt to end the very controversial question as
to whether or not latent ESD failures are a reality. The parts studied
were the 3N128 MOSFET and the 54LO4 low-power TTL integrated circuit.
+ This follow-on effort also includes a brief review of some pertinent
data from Latent Study I on parts that were initially out of
specification limits following ESD exposure, then degraded further
during 250C and/or 750C 'life tests.
Whereas the existence of latent failures was not felt to have been
positively verified by Latent Study I, this latent study provides solid
evidence of their existence. The success of this folIow-on effort is
certainly due to a large degree to information learned during the
experience of the first study.
There were latent failures of both types investigated, and the
unpulsed con^rol devices were stable during life tests. A review of the
Latent Study I data indicates a good likelihood that some of those parts
could also be regarded as latent failures in some design applications.
Since this	 latest	 effort	 verifies	 that	 latent ESD
	 failures	 can
occur	 under certain	 circumstances,	 static	 must	 now be considered	 a
threat	 to reliability.	 ESD	 susceptibility	 must be minimized	 and
preventive controls must be effective. 	 A further study is recommended
in order to gain a better understanding of the types of parts prone to
this latent phenomenon.
y
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Latent ESD Failure Study II
	
IT	 Final Report
2.0 INTRODUCTION
EL
The objective of the study is to end the existing controversy as to
whether or not latent ESD failures are a reality and to attain an
approximate measure of the likelihood of occurrence under normal
17
handling and usage conditions. A latent ESD failure is defined as a
failure that occurs in use conditions because of earlier exposure to ESD
k that did not result in an immediately detectable discrepancy. From a
i 	
I	
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macroscopic viewpoint, a latent failure could occur in several ways:
MAC 1: A device that remains in-specification after ESD exposure
but degrades in life to an out-of-specification condition
MAC 2: A device that remains in-specification after ESD exposure
	
Li	 and, although it remains in-spec during life, degrades
sufficiently to cause a discrepancy at a higher assembly
	
L	 level
	
1	 MAC 3: A device that goes out-of-specification after ESD exposureY
but is not detected at the higher assembly level until
9
further degradation occurs with time
The tame-dependent degradation associated with the preceding
hypotheses might occur in either biased or unbiased conditions at room,
ambient or accelerated temperatures.
This study is a follow-on to an earlier study conducted for Naval
Sea Systems Command. The initial study did not positively verify the
existence of latent -Failures, but additional analysis of some of the
data from that study is included in this follow-on effort.
a
2
6
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33.0 SCOPE
The following efforts are included:
3.1 Data Review
Certain data from the initial study were analyzed. Specifically,
there were parts that were degraded beyond the part specification limits
by the exposure to static and then degraded further during the
subsequent life and/or bake tests.
3.2 3N128 MOSFET
Additional tests were conducted on MOSFET devices with emphasis on
gate-oxide damage. The earlier study indicated a higher likelihood at
latent failures or MOSFET with gate oxide damage. The 3 I28 device type
was chosen for this evaluation because of availability and high ESD
sensitivity.
3.3 54LO4 Integrated Circuit
The 54LO4 was selected for study because of earlier referencesl,2
to subtle degradation not detectable externally until catastrophic. It
was, therefore, felt to be a good candidate for latent failure tests.
^F7	 .
4.0 TEST DESCRIPTION
The appropriate pin combinations, ESD exposure levels and failure
criteria were determined by preliminary engineering tests and
evaluation.
4.1 ESD Zapper
An ESD zapper was constructed by following the requirements listed
in DOD-STD-1686. A 1.5K ohm resistor and a 100 pF capacitor made up the
passive circuit elements. A mercury wetted SPDT relay was used as the
voltage switching element (see Figure 1). The resulting ESD pulse was
then monitored on a scope and was verified to be repeatable over the
entire voltage range used in the study ( see Figure 2). The waveform was
verified daily and a picture of the waveform was taken weekly. In order
to avoid possible stray pulses when the capacitor was recharged, the
part was disconnected from the ESD zapper terminals before the relay was
de-energized.
4.2 Pin Combinations and Parameters
Pin combinations and polarities for ESD pulsing were chosen to try
to affect particular device structures based on previous ESD failure
experience on these device types.
The 3N128 MOSFET pin combination used was gate -to-source with the
gate positive. The objective was to inflict gate oxide damage, which the
initial study had indicated as the most likely site of latent
degradation. The parameters used to monitor iegradation were IGSSR and
VGS (off).
The 54LO4 pin combination used was the same combination reported by
E	 Freeman and Beall.	 input (pin 7) i:a ground ( pin 1), with the input
negative.	 the objective was to inflict damage to the base emitter    
I.SKa + sx
FIGURE 1: ESD TEST CIRCUIT
FIGURE 2: ESD WAVEFORM ACROSS 500n LOAD
5
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junction of Q2. Damage to this junction would not be detectable until
the current gain (beta) degraded to the point that the base bias of Q3
and Q4 was not being switched properly.	 This results in the output`
staying at the "high" level. The parameters used to monitor degradation
were IIp and VOL-
	 j
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5.0 TEST CONDITIONS AND FAILURE CRITERIA
The test conditions, specification limits, and failure criteria
used for the 3N128 and the 541.04 devices are given in Figure 3. The
failure criteria were, decided after reviewing preliminary engineering
test results. The failure criteria used reflect signif=cant changes due
to ESD exposure and are sufficiently wide to rule out measurement error
and drift. A Flewlett-Packard Model 425 piLaammeter was used for current
measurements and aHewlett-Packard Model 3440A DVM was used for voltage
measurements. Series resistance was used for current limitinc^ to
prevent further damage during parametric testing.
Extreme care in static handling precautions was taken throughout
this study so that Unintended exposure to ESD would be avoided. The
primary precautionary measures were: grounded wrist straps, grounded
"static-dissipative" table taps, ar:d conductive packaging.
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Failure
Criteria
1GSSR	 ^ :
VG5 =^ ^
VpS = IIV
-^. 50 pa max > -25 pa
3N1^8
Y R^ ^ T ^, J Y ^ • ^V min "	 • ^. m^.7K^
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FIGURE 3; TEST GDNpITIDNS AND FAILURE CRITERIA
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6.0 ESD PUL5E RESULTS
6,1. Test Plan
.`:`
^d
^:
:^,
in Latent Failure Study ^, it was observed that most parts
experienced an accumulation of damage from exposure to multiple 1ow-
level ESD pulses. This often occurs with. no apparent par .metric shifts
until quite suddenly o^i the n'th pulse, The intent of this study was to
test for this phenomenon over a suitable voltage range, as well as
exposing a significant number of parts to appropriate single pulse
levels. The plan was to then put these pulsed devices on life test and
monitor far degradation. The life i^est sample ideally wi11 include
static-pulsed devic^=s with "severe, moderate, slight and no measureai^le
damage as well as unpulsed control devices.
6.2 Data Logging
During all pulsing done in this study,' detailed daily log .sheets
were filled out for every part. Dates were recorded. The ESD voltage
level was recorded along with a device number which was also marked on
the par°^ itself. The number of ESD exposures was recorded. For
multiple pulsing, test parameter values before exposure to ESD and after
each exposure to ESD were recorded up to 10 exposures or pulses. Fram
1.0 to 50 pulses the test parameters were recorded after every 5 ESD
pulses. From 50 to 200 pulses the test parameters were recorde^^ after
every 25 ESD pulses. Taking parameters measured at a, 10, and 25 pulse
intervals aided in completing the pulsing in a timely manner and was not
believed to have affected the results sign ificant^y.
6.3 Test Codes
Test codes are used in defining test samples and test conditions
throughout this report. The data is coded as follows:
9
^-^
P - Preliminary Engineering Evaluation Devices
M - Mu1tiple Pulse Devices
S - Single Pulse Devices
C - Unpulsed Control Devices
6.4 Preliminary Te$ts
Latent Failure Study I revealed that the most efficient method cf
preliminary testing is multiple-pulsing to determine proper voltage
ranges for both the single and multiple-pulse samples. The method
consists of pulsing a preliminary sample of parts sufficient to
approximate the voltage range for obvious damage Pram a single pulse to
no detectable damage from 20D pulses. The preliminary results for the
^NI28 (12 samples) are summarized in Figure 4.
1 ^3umbez fl^ PuJ. see . to Fa.i1.^e
1 pulse la pulse	 5a ^ Ise Ifla pulse 2a0 pulse
level. level
	 lev^,1. l eves. L evel
zaov Z ^^ loav sov lasv ^sv
^sav ^ 6av
lasv sov
1Z sv
3l Dv
FIGURE 4: PRELIMINARY RESULTS DN 3N128
Preliminary results for the 54LD4 (3D samples) are given in Figure
5.
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'	 Number o^ Pulses to Failure
^iFG .
l pulse 2 poise	 -^ pulse la pulse	 2a pulse 25 pulse 5a pulse zoo pulse
level level	 ^	 1e^►el pevel	 _	 level level level level
T.I. 8^}OaV 70aaV	 700D'^ 65paV b5aaV 720aV . sSaaV
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^Natienal Sat 3aDQV 32SaV 35aaV ^aaaV
S4aaV 275aV 25aaV ^ 250aV
^zsav 2250V
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FIGURE 5: PRELIMINARY TEST RESULTS FQR 54L04 DEVICES
e
6.5 f^ultiple Fulse Tests
^	 Based upon the preliminary test results, the range chosen for the
3n128 was 951 to 115V. The preliminary data might have led to a lower
minimum voltage, but we intended to try to inflict measureable damage an
Mast samples. Latent Failure Study I results showed no degradation on
parts with no initial ;measureable damage. The 95V to 115V range was
divided into 5 equal steers for variation. Although the intent was to
pulse 20 devices at each,leve1, we first pulsed 10 at each level so that
the levels could be changed if desired. The selected range gave the
desired result -as summarized in Figure 5.
` ^	 The 54L04 multiple pulse sample was made up of 100 parts also;
however, there were two manufacturers represented. Since 80% were from
national Semiconductor, the preliminary data for National parts was used
^`	 to set the initial voltage range at 20DOV to 500DV. Again, 10 were
pulsed at each level to a71ow for possible change in the range. The
f	 results of the first 50 samples pulsed is given in Figure ^.
^	 Since all 1D devices pulsed at 2000 volts withstood 200 pulses and
i	 ^
since there seemed to be too many in general that took 200 pulses, the
voltage range was raised to 2750V min to 5750V max for the second 50
f ^;	 devices. The results of the second fifty is given in Figure 8.
^, b.6	 Single Pulse Tests
The	 single pulse levels were determined by taking 9D% and 80% of
the one pulse level used in the multiple pulse evaluations.	 This turned
out to be 103V and 92V for the 3n128 and 4500V and 4DOOV for the 54LD4.
The 3N128 results at these levels showed significant damage to	 all
devices at 103V and to most devices at 92V. Twenty devices were pulsed
at each level.
The 54L04 results ware similar: 17 out of 20 initially damaged at
4500 volts and 11 out of 20 initially damaged at 40D0 volts.
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7.0 LIFE TEST CONDITIONS
Life tests were conducted at 25 oC end 75oC.	 The life test
conditions are given in Figure 9.
Fart
Type
^	 ,.	 Life. Test Gondi.ta.ans
3Nx28 VG8 ^ ^-SV, Vns	 OV, 1 Me$ ohm s^ri.es^^ resistancE
542,p4 VGG = S .OV, VSO = OV, V^ ^ 0 to 3 , QV Peak, F'^ = 1O0ICH^,
.	 dut}^ cyc7.e	 50^
FIGURE 9: LIFF TEST CONDITIONS
All of the devices of each park: type were connected in parallel
using appropriate device sockets on PC boards in grr ►ups of 16 to 2O
devices. These groups of devices we, •e coupled to tfye indicated supply
voltages through seri4s current limiting resistors although particular
devices that were severely damaged by ESD had individual current
limiting resistors to avaia dropping the overall voltage an a particular
group. Individual resistors for each device were not used in order to
reduce construction time and expense.
Life tests were conducted at 25oC anri 75oC for 48O hours minimum at
,^^ each temperature. The 25 oC life test was selected because this is the
most common condition to be encountered in actual usage. Rlso, a paper
by 5chwank8
 reported that ESD failures in CMOS devices annealed wizen
exposed to high temperature life test conditions.
	 Test parameter
li
	
	
measurements were taken at ar near 120, 240, and 480 hours.
	
This
interval was -Felt to be adequate to detect possible intermittencies in
;,
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the LSD failures. All LSD samples were put on life test regardless of
the level of damage since even the severely damaged devices could became
latent failures if the damage became intermittent. Life test circuit
measurements were made regularly to detect any passible bias voltage
t	 changes during the life tests. 4^hen at 75oC, tt^e devices were allowed
to cool to roam temperature under bias before removing power from the
devices. Because of the extensive measurement times involved, the life
test samples were at roam temperature with no bias for approximately 8
hours at each measurement time indicated an the data sheets. Another
period of several days when £SD^samp:es ware at room temperature with no
bias existed between the time the final BSD exposure measurement was
taken and the time that the initial life ^^st measurement was i:aken.
Control devices which received no intentional ESD exposures ^^rere
included in the life test samples.
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8.0 LIFE TEST RE5t7LTS
The total camp 1 e that was . ^.^sed far the 1 atent fai 1 ure 1 ife test i s
tabulated in Figure 10.
Oezrice
Type
Preljminar^y
Samples (P} ^tip^.ePulse Samples (M}. Slagle-Pu1 seS'ampl:ss (S}
Ilan-Pulsed..
Controls (C}
2NI28
54L04
I2
30
l00
I00
40
40
ac
50
FIGURE I0: LIFE TEST S^+lPLE
8.I Hon-Degraded Parks
Those devices with na initial degradation in general remained
rather stable throughout the life tests. This is particularly true of
the 54L04 devices, and it is true of the 31^I28 devices where there was
definitely no initial degradation. There were some 31128 devices,
however, that, although meeting our accept criteria, had same upward
shifts in V^g(aff} after ESD pulsing. These devices showing marginal
inii;ial degradation include multiple pulsed (200 pulses} samples 54, 57,
58, 75, 87 end 105 and single pulse samples 7.1.3, 1.7.5, 1.17 to 120, I23,
1.25, 7.28 to 132, 7.34, 3.35, I38, 7.39, 1.45 to 148 and 150.
Of these, the single-^puised devices basically rer^ained rather
stable after the initial upward shift with no inductions of latent
degradation. The multiple pulsed devices on the other hand showed a
tendency toward gradual lowering of VOS^of•F^ after the initial upward
shift. The data for these is given in Figure 11.
3Ni28
Bevic^
Tni.tial
VGS (off)
Past
Z00
zaps
Start
	 ^
25°C
Burn-a.n
I20 hrs..
25 C
3i2 hrs.64$
a25 C
hxs
oZ5 C.
3D4 ors
oT5 C
465
hrs15 n C
84a hrs
.T5 C
54 ^1, 454V -4.258V -2.247V -3.8-36V.: -3.9TZV -^4.2DTV . 946V . 85.T^ '; • 9T.7V
5T -i.7^.8V -5.94V -3.55& 4.6V -4.TV -4^.7V -2.9.V 2.4V -2..6V
58 -2.i19V -=7:5V -5.5V -b,3.V` -6.3.V -6.5V ^.SV -3.$V --3.7V
T5 -i,533V -6.2V- -3.T^V -6.1V -5..2V. ^	 -5.4V a2.8V -2.6V -2.6V
$7 -I.7V	 ^ -6.8V -&.SV' -5.$V. -6.OV -b.].V -2.$V -2.9V -2.9V
105 -1.4V -5.$V -3.SV -3.3Y -3.SV -3.SV -.75ZV ,^SD^V -.Z94V
F'TGURE 11: NFARGTNALLY DEGRADED ^^u^,28'S LT^'E TE5T DATA
^.
'^	 r
S
^^ii^
I
^^
First, we must highlight device X105, which has resulted in a
definite out-of-specification drift after 840 hours at 75oC.	 This
appears to be a c'assi^ M4C 3. latent failure. Device 54 appears to be
headed in the same direction, since VGS (off} has already drifted below
its initial value. The remainder of the devices could either be heading
toward an out-of-specification condition or stability; it is impassible
to ^Cnow without further testing.
^^ ^ r
t
8.2 Degraded Parts
The 3N128^initial degradation was usually evidenced by either an
	
^	 out-of-speci^Fication VGS (off) or a large {fraction of one picoamp to
greater than 10 micro-amps) shift in TGSSR•	 Of the 54 devices
exhibiting high TGSSR after ESD exposure, all devices except five
	
!^	 remained quite stable.
Devices 35 and 52 had TGSSR of 36 a and 76 a, respectively, after
zap. TGSSR fur these devices rose to 58 u a and 22D ^a, respectively, at
the start of life test, then remained quite stable. Devices 91., 109 and
3.49 all had > 1$0 ^a TGSSR after zap but showed some improvement during
life test.
_,
i` F
^
!^s	 far	 as	 the	 43.	 VGSS	 (off)	 failures	 are	 concerned,	 all	 either
_ I' "improved" with time or remained stable. 	 The vast majority of these had
^; ^
shifted to greater than -B.OV, and VGS (off} was decreasing with time.
.
^^ There was	 one	 exception	 to	 the	 general	 rule worth	 highlighting.
- ^ iie^ ice 12P shifted from 1.6V to	 .497V after zap.	 The specification is
.5V min.	 At the start	 of	 t4 ►e	 test VGS	 {off}	 was	 .4V.	 Through	 the
-
^^
i, ^ entire life test it gradually i^^proved to .459V.
There were four devices for which VGS (off} was still	 in-spec but
= showed same interesting data.	 I3evices 24M, 69M, 70M and 99M all had VGS	 .^
{off}
	
shifted	 slightly downward	 after zap.	 The	 change	 is	 usually	 an	 ^^
L^ increase in VGS (off}.	 These devices behaved as tabulated in Figure 3.2.
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3N328
Qev^.ce
V	 (offs
In^tY,a],
After
gap
Start
25 C
Laf e
1,20 lzrs
25°^
31.2 iars
25°C -
648 hrs.
2S°C
304 hrs
75°C
465 hrs
7St 'C
840 hrs
7S°C
24^ -2.I4^3V -I.002V Z.01.6V .832V .868V .8$?V .842V .879V .877V
69M 2.1 "/7V I.420V . S^99V . 904V . .8$8V '
...._
. 909V . 87 OV . 98 6V 1.. QI.ZV
70M 2.I58V Z.01.'4V Z.605V I.629V Z.626V I.604V 1.6I5V I.6Z&V 1.5ZOV
99M 2.55V 1.79V I.79V 1..42V Z .4SV I..47V I.24V I.3V I , 2V
FIGURE 1Z: LIFE TEST DATA ON 3N1.28's f^JITH DECREASED V DS (off}
The degraded 54!.04 devices experienced either an order of magnitude
increase in IIN or a large increase in VpL, although there were a few
with lesser changes. The YIy failures either remained stable or
improved slightly during life test.
The VGS doff} data showed that 52 devices were catastrophic
failures (output stuck high) from the ESD exposure and remained failures
throughout life tests, There were 24 VGS failures that improved during
life test. But most interesting is the data in Figurp 13 showing how 9
devices failed in the sticl+ -high condition during life test. Ail were
National SPmicoFiductor.
8.3 Control Device Behavior
k
All control devices of both part types were very stable the^oughout
the life tests. There were fib 3N128 MOSFET devices and 5p 5aLQ4 devices
in the contra! sample.
^:;:.
L
^:
^:t
-^:.
t^
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..	 A
N
F-+
Start 120 Hrs 456 ^s 696 Hrs z34 Hrs Z94 Has 6^8 Hrs.54L04 In^.^C^.a,1. -After 2S°C. ^25^C' 2'S°C 25°C 75°^ 75°C T^5°C.Device V4L' ^'^ Life Life Life Life Life Life Life
5P
.18V^ .S3V ,379V a220V 5V 5V 5V 5V 5!T
1bP 1.52: na.. .92^t :96V .96V I.4V .SSV 5V SV ^ SV
.166V
27P ^^g- na .124V .1,4f^V. SV 5V 5V SV 'SV	 - 5V
.zTav -
43M 1T0 na
,I74V 2 TV' 2.SV 5V 5V SST	 ^ 5V SV 5V
8IM
98 ^.
.ITV .Z67V ^,.4V ^. 18SV 5V	 ^ 5V' SV 5V SV
84M zoa ns.
.zT^iT	 ^.
,265v . 229^v ,218V ^.a8v .2T5V sv 5v ^
I33S 94 na
..ibav 5V 5V 4.$V 2.475V .349V 5V 4.TV 3.OV
I34S 98 na
.1T7.V Z^O^ .2p5V .20^ti 229V 222V' StT SV 5V
I6aS .172V^ .2fi0V .329V 4. 968V 4.684V SV SV 5V .382V
EIGU^E 13: 54I.0^ LIFE TEST DEGRA pEp DEG3CES
1^^" .
4.0 DATA FR4{N LATENT ST44Y I
Latent Study I data revealed numerous parts that degraded in time
From an out-of-specification condition to a worse condition. The initial
out-of-specification condition was usually after ESD exposure. Could
these parts possibly have functioned in a higher assembly application
while in condition 1, even though out of spec limits, and then cause a
malfunction at the higher assembly level after further degradation with
time? This .could meet type 3 latent failure definition given in section
2.4 Introduction.	 The parts of interest from latent Study I are
tabulated in Figures l.4 and Z5.
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--^r--"`-:—'-^-	 e--^-^^b^ -
'
.rc-,sue. -;^ —zg`i„^ibi^dH¢^^ -_
Park Device Parameter Condi^Cicn Carnditign
'T'yrp@ 	^ # L3arilfi Z 2
^h^
3NI70 .	 99' IGSSR = 10 pa 3.4 na 1.4 rta
MOS ^^t 26 10 na 70 na	 ^ 330 na
51 IDSS = I 0 na 12 na b 0 na
^^' 2N4416 4	 ^ IGSS 3 •1 na. 3 na
11 Yia
JET S IGSS ^` e I na 5.8 ua 8µa
12 IGSS = .1 na IS na Z6 na
34 I	 = .1 na 50 na 23 0 as
"^	 ^	 ' ^il VOS = -30V 4.3V . 003V
:..
^^
;:	
^ lI^5TI1 13 IP = Z00 na 305 na 40Q na;
^. Sc^ofitky 13	 ^ 25^ na 260 na
^
Dzade (later) .
`_	
'' 19 ..6µa ^ ^., 1.2 µa	 .
j ` 2Z
5 ua 17 µa
25 18 µa 60 ua
.	 ,
26 224 na .240 na
28 .05 µa .4 µa
32. 4.6. ua 11 µa
^^.<;	 i;^
^
34 320 na 400 na
^
41 1.6 µa 3.6 µa
^ 45 350 na 400 na	 .
s ' ^ 3 0 3 f 0 na 440 rta
^: ^
5 p
.
23 0 na 250 na
,^ ^ (lafier}
1
58 25 µa 46 µa
' 78 I ua 4.2 µa
i
^^
7g .6 µa 4.6 µa
^ 80 I.2 ua 2,4 µa
(j 84 215 na 250 na
9T l^ µa 23 µa.
.'^ i^ 103' 1.30 na 290 rBa.
FI4URE x4:	 L.ATE^iT STUDY T, LICE DEpRADED DISGPEET DEVTGES
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y40 ua.
340 µa
96 µa
S00 ua
•500 µa
4211 µa
Z40 µa
4b0 µa-
'260 µa
540 µa
I40 3aa
^.eo ua
600 ua
800 µa
I40 µa
b80 ^ µa
bb0 µa
5413 µa
I8 j} }la
X60 ^a
540 µa
780 µa
380 ^.3
360 µa.
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^	 .:
^. ^
p^ - -	 D^vyce Parame^ar
Caadition
I4
Tygs
^ Lira^.t
^^'; ^ 54Q4 8
Y^H = 40 µa. -,	 230 µa.	 '
,. '1'rL	
- 220 ;:a
Aev^.cs 2Z
40t:
r.. ^ ^
., v I20 µa
C'n^dit^.on
^2
280 µa
390 µa
200 µa
500 µa
FIGURE 15 : L,^^'ENl' STU[]Y I , LI F^ F^EGREDEa I . C o' S
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^% o Latent ESD failures are a reality
^'::
^r,
o Unit	 105	 of	 the	 3N128	 devices	 was	 a	 classic	 NiAC	 1	 latent
^^	 I^^	 ;
^,
failure
..
^-	 _;
1 o Unit 12 of the 3N128 devices could be regarded as a marginal
MAC 1 latent failure
I	 ..`
^
^".^^ # 0 54L04 units 27, 81.,	 84,	 134 and 7.65 are classic MAC 1 laten t
failures
^';^	 .`
^,
-
0 54L04 unit 5 is a MAC 1 latent failure but somewhat marginal
.
'^ 0 54L04	 units	 16	 and	 43	 could	 be	 MAC	 3	 Iatent	 failures	 in
^^ applications where the original	 out-vf-limits conditions, 	 .92V
?<	 ^ and	 2.7V,	 respectively,	 might	 still	 permit	 acceptable
4 operation at the higher assembly level
v 54L04	 unit	 133	 could	 be	 regarded	 as	 a	 weak	 MAC	 3	 latent
failure under the double conditions that.
t'	 as	 i st monitored after the a uivalent of 134o	 Opera ion w	 f r	 q
I
^ hours' operation at 75aC
''°	 '^. ^ o	 'Fhe	 unit	 was	 iii	 an	 application	 where	 the	 .349V	 out-of-
^^ limits VOL parameter did riot cause h7gf^er assembly failure
r°ti
^; o A	 large	 percentage	 of	 ESD-damaged	 devices	 are	 likely	 to
1
improve during life
^)
^=	 ^
0 I'he	 stable	 behavior	 of	 the	 significant	 number	 of	 control
deVi ceS 	in Latent Study ^l	 lends credence to the conclusions
^
that the	 latent failures were due to ESD and discounts the
;'.^ involvements of some other mechanism
.,
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^^ o	 As for the data from Latent Study T (Figures 1^ and 15), one
'^ can draw his own conclusions as to whether or not there might
:'
`
,,,
be designs with sufficient margin to permit a higher assembly
^l
to function	 in condition 1.	 and yet fail
	
when condition 2 is
reached.
	 We believe that this is certainly possible for same
^,	
' of the devices listed.
--,
NOTE:	 The	 1N57I1	 devices'	 increase	 in	 iR	 leaEcage can	 probably be
- disregarded.	 Numerous
	
control	 devices	 behaved	 in	 a	 similar
'`
r-
f'f ; fashion, so the change is most ,iiKely due to a mechanism other
than ESD.
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